

H-999  
340001222US1

United States Patent Application

Title of the Invention

DATA SYNCHRONIZATION DETECTION METHOD,  
INFORMATION RECORDING METHOD, AND  
INFORMATION REPRODUCTION METHOD

Inventors

Yoshiju WATANABE,

Yasuyuki ITO.

0930219-081501  
T09T80-5120E660

DATA SYNCHRONIZATION DETECTION METHOD, INFORMATION  
RECORDING METHOD, AND INFORMATION REPRODUCTION METHOD

BACKGROUND OF THE INVENTION

The present invention relates to information recording and reproduction technology and in particular relates to techniques that are effective in application to data synchronization detection etc of reproduced data in digital data recording/reproduction systems. In more detail, it relates to a data synchronization detection technique in which the information recording medium format efficiency is improved by improving data synchronization and detection performance without employing the conventional data synchronization signal pattern (that is "no Sync byte" or "Sync byte less"), by implementing data synchronization by means of the frequency of occurrence of a specified pattern in the reproduced data.

Conventional data synchronization detection is described below with reference to the drawings.

The conventional method is described taking a magnetic disc device as an example. Figure 25 is an example of the recording format of a magnetic disc device. The data are recorded or reproduced in respect of the recording medium at each sector constituting a unit

storage region. Each sector respectively contains a PLO\_SYNC region 91 for pulling in a PLL (phase locked loop), a data synchronization signal 92 for detecting the start position of DATA 93 and obtaining a decoding timing signal of modulated code, DATA 93 of the data region in which data is actually recorded/reproduced, and, in addition, CRC or EOC 94 for error detection and/or correction. Between each sector, there is a GAP 95 constituting a pattern for correctly performing data identification of the final data bit and for absorbing the various delay times.

It is well known that accurate detection of the data synchronization signal 92 mentioned above is extremely important in subsequent code demodulation of DATA 93. That is, even if the data obtained by code demodulation in DATA 93 has an extraordinarily good number of errors, if an error is made in detection of the data synchronization signal 92, which is normally of the order of a few bytes, code demodulation of the subsequent DATA 93 amounting to a few tens to a few hundreds of bytes cannot be performed accurately. It is therefore extremely important to perform data synchronization correctly.

For example, Laid-open Japanese Patent Publication No. H. 10-255400 discloses an example of the construction of data synchronization signal detection means whereby correct data synchronization can be achieved even in the

event of occurrence of the adverse phenomenon known as TA (Thermal Asperity), in which waveform fluctuation occurs in the data synchronization signal 92 due to generation of heat when the reproduction head collides with the magnetic recording medium. As an example of this format, in respect of Figure 25, an arrangement is illustrated in which a second data synchronization signal is additionally provided between the above CRC or ECC 94 and GAP 95.

Specifically, in the prior art of the above publication, in the lead channel circuit, the input data passes through an amplifier and AGC circuit before being identified by data identification means such as an automatic equalization type priority detection circuit and is then supplied to an 8/9 decoder that performs code demodulation. If, because of TA as mentioned above, the first data synchronization signal 92 cannot be correctly identified, a second data synchronization signal is detected by looking up identified data stored in the memory from GAP 95; from this, the head position of the data is found, and data reproduction is performed by outputting the identified data stored in the memory to code demodulation means such as an 8/9 decoder.

Also, the specification of USP 5, 844, 920 discloses a method for performing data synchronization more

reliably by providing data synchronization signals at a plurality of locations.

#### SUMMARY OF THE INVENTION

With the conventional method, data synchronization can be more reliably performed by providing a data synchronization signal at a plurality of locations. However, the data synchronization signal is not in itself information of the user of the magnetic disc device that must be stored on the magnetic disc device. Consequently, increasing the portions where the data synchronization signal is provided lowers the so-called format efficiency, which expresses the efficiency of utilization of the recording medium by the data.

Also, as the recording density of information of the magnetic disc device increases, situations which are undesirable in regard to data synchronization may be imagined, such as instances where the probability of occurrence of TA becomes high, instances where the rate of occurrence of defects of the recording medium (portions where correct recording/reproduction of information is partially not achieved) becomes high, or instances where signal quality is adversely affected by noise during data recording/reproduction. Such circumstances can be coped with by improving the data

identification performance by improvements in signal processing of the data or by improvements in data error correction capability by using error correction code. On the other hand, in regard to the data synchronization signal, in order to maintain or improve the detection rate of the data synchronization signal, consideration may be given to increasing the regions of the data synchronization signal; however, this tends to lower the format efficiency, as mentioned above.

As described above, if there is an error in the detection of a data synchronization signal at the head of the data (it is not detected in the correct position or is detected in an erroneous position), there is the technical problem that this constitutes not merely a detection error in the data synchronization signal but also results in error in all the following several hundred bytes of code demodulation, thereby severely lowering the overall error rate.

According to a feature of the present invention, detection errors can be reduced when data synchronization detection is performed.

Also, according to a further feature of the present invention, detection performance in data synchronization is improved in correspondence with improvement in the reproduction performance of the data section, or by more than this.

In addition, according to a further feature of the present invention, the format efficiency of the information-recording medium is improved.

In addition, according to a further feature of the present invention, there can be provided a data synchronization detection device with little detection error and, furthermore, an information recording/reproduction device equipped with this.

According to the present invention, data synchronization detection is performed using the code-modulated data itself. Specifically, using a specified bit sequence pattern that is not generated in a specified phase of the data codeword, by the conversion law during code modulation (or there is a specified bit sequence pattern that is generated only in a specified phase of the codeword); the positions of the data codeword partitions are identified by counting specified bit patterns generated in the data codewords at each phase (bit).

For this purpose, according to the present invention, a format is employed constituted by PLO\_SYNC, DATA, ECC and GAP as a bundled sector. There is therefore no need to employ a data synchronization signal as conventionally, and the format efficiency can also be improved. Also, data synchronization can be achieved in the same way at any time so long as the identification performance of the

reproduction data can be ensured, by employing reproduced identified data.

Furthermore, in order to implement data synchronization reliably on reproduction, a specified bit sequence pattern must be included in code modulation and scrambler selection is performed in order to apply scrambling such as to enable recording of data in a condition in which data synchronization detection performance can be guaranteed.

Moreover, data position specification is also possible and for this purpose pattern correlation with the PLO\_SYNC section and GAP section is detected.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a diagram illustrating an example of the construction of a data reproduction system including data synchronization detection means according to an embodiment of the present invention;

Figure 2 is a diagram illustrating a modified example of the construction of a data reproduction system including data synchronization detection means according to an embodiment of the present invention;

Figure 3 is a diagram given in explanation of the principles of operation of data synchronization detection



means according to an embodiment of the present invention;

Figure 4 is a diagram given in explanation of the action of preparatory processing on recording corresponding to data synchronization detection means according to an embodiment of the present invention;

Figure 5 is a diagram given in explanation of an example of the action of synchronization detection on reproduction of data synchronization detection means according to an embodiment of the present invention;

Figure 6 is a diagram in given in explanation of a example of a method of data position detection during reproduction of data synchronization detection means according to an embodiment of the present invention;

Figure 7 is a diagram given in explanation of a modified example of a method of data position detection on reproduction of data synchronization detection means according to an embodiment of the present invention;

Figure 8 is a diagram given in explanation of a modified example of the data position detection method on reproduction of data synchronization detection means according to an embodiment of the present invention;

Figure 9 is a diagram given in explanation of a modified example of the data position detection method on reproduction of data synchronization detection means according to an embodiment of the present invention;

Figure 10 is a diagram given in explanation of a modified example of a method of data position detection on TA detection during reproduction of the data synchronization detection means according to an embodiment of the present invention;

Figure 11 is a diagram illustrating an example of the internal construction of data synchronization detection means according to an embodiment of the present invention;

Figure 12 is a diagram illustrating a modified example of the internal construction of data synchronization detection means according to an embodiment of the present invention;

Figure 13 is a diagram illustrating a modified example of the internal construction of a bit shift circuit employed together with data synchronization detection means according to an embodiment of the present invention;

Figure 14 is a timing chart illustrating an example of the sequence on data recording corresponding to data synchronization detection means according to an embodiment of the present invention;

Figure 15 is a timing chart illustrating an example of the sequence on data reproduction corresponding to data synchronization detection means according to an embodiment of the present invention;

Figure 16 is a timing chart illustrating a modified example of the sequence on data recording corresponding to data synchronization detection means according to an embodiment of the present invention;

Figure 17 is a timing chart illustrating a modified example of the sequence on data reproduction corresponding to data synchronization detection means according to an embodiment of the present invention;

Figure 18 is a diagram giving in explanation of an example of the data format and signal waveform on a medium corresponding to a data synchronization detection technique according to an embodiment of the present invention;

Figure 19 is a block diagram given in explanation of an example of the circuit layout of a magnetic disc device wherein the data synchronization detection technique according to an embodiment of the present invention has been applied;

Figure 20 is a block diagram given in explanation of a modified example of the circuit layout of a magnetic disc device to which the data synchronization detection technique according to an embodiment of the present invention has been applied;

Figure 21 is a block diagram given in explanation of a modified example of the circuit layout of a magnetic disc device to which the data synchronization detection

technique according to an embodiment of the present invention has been applied;

Figure 22 is a block diagram given in explanation of an example of the overall construction of a magnetic disc device to which the data synchronization detection technique according to an embodiment of the present invention has been applied;

Figure 23 is a flow chart illustrating an example of the action on data recording with the data synchronization detection technique according to an embodiment of the present invention;

Figure 24 is a flow chart illustrating an example of the action on data reproduction with the data synchronization detection technique according to an embodiment of the present invention; and

Figure 25 is a diagram given in explanation of the data format layout according to the prior art.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

An embodiment of the present invention is described in detail below with reference to the drawings.

Figure 18 is a view illustrating a format etc according to the present invention. On magnetic disc 211 on which the information is recorded, there are provided concentric circular tracks 21; in tracks 21 there are

09030215 091604

sectors 22 constituting the information storage/reproduction units. A sector 22 comprises PLO\_SYNC 91, DATA 93, ECC 94 and GAP 95. In this case, the conventional data synchronization signal is absent, and PLO\_SYNC 91 and DATA 93 are adjacent. The bottom portion of this Figure illustrates an example of the data reproduction waveform from the reproduction head. This is the reproduction waveform 23-1 of the front portion of sector 22 from PLO\_SYNC 91 to DATA 93 and the reproduction waveform 23-2 of the rear portion of sector 22 from ECC 94 to GAP 95. Although, to facilitate understanding, the reproduction waveform 23-2 which is here illustrated is a PLO\_SYNC form waveform in GAP 95 to which no scrambling has been applied, any desired waveform, to which scrambling has been applied, could be employed.

Figure 1 shows an example of the construction of a data synchronization detection device employed in an information recording and reproduction device of a format of this form, in which a data synchronization signal is not used. The input data 11 is input to data identification means 1. Data identification means 1 performs data identification of input data 11 and inputs the data identification output to serial/parallel conversion means 5. Serial/parallel conversion means 5 outputs the data identification output with a bit width

matching the code modulation bit width, and respectively inputs this to memory 2 and data synchronization detection means 3. The reproduced identified data corresponding to PLO\_SYNC 91, DATA 93, ECC 94, and GAP 95 are successively held in memory 2.

In this embodiment, data synchronization detection means 3 detects the number of occurrences of a specified bit sequence pattern at each position, and from this result detects the code-modulated codeword divisions of the reproduced data, and outputs this as data phase detection output 12. It also finds the correlation between the PLO\_SYNC pattern of the front part of the identified data and the GAP pattern of the rear part of the identified data and thereby detects the position of the codeword for which these patterns best coincide, and outputs this as the data position detection output 13.

Memory 2 inputs the data position detection output 13 from data synchronization detection means 3; the identified data held in memory 2 is output from the position corresponding to the data starting position and is then input to bit shift circuit 4.

Bit shift circuit 4 outputs identified data in codeword units by performing bit shift such as to match the codeword divisions by data phase detection output 12 supplied from data synchronization detection means 3, and inputs these to code demodulating means 6. Code

demodulating means 6 performs code demodulation corresponding to the code modulation performed during information recording, and outputs the result as output data 14.

In order to explain these actions, whether or not a specified bit sequence pattern is generated at each phase in the demodulation codeword will be described using Figure 3. This will be described taking as an example the 8/9 (0, 4/4) conversion, in which 8-bit data is converted to a 9-bit codeword as disclosed in USP 4, 707, 681. In the uppermost part of Figure 3, numbers 1 to 9 indicating the bit width of codewords are set out. The codeword divisions are before 1 and between 1 and 9. No. 1 to No. 9 represent the conditions of each phase in the codeword in regard to bit sequence patterns in which there are three consecutive zero bits. That is, the nine phases are respectively indicated such that No. 1 represents the case where the position of the first 0 in a pattern with three consecutive zero bits is at the phase of codeword 1 and No. 2 represents the case where the position of the first 0 in a pattern with three consecutive zero bits is at the phase of codeword 2. Since in these codewords a succession of four zero bits is permitted, it would in principle be expected that no problems would be caused by generation of bit sequence patterns of three consecutive zero bits at any location. However, in the construction

of these codewords, the number of consecutive zero bits at the terminal portions of the codewords is restricted to no more than two bits. Consequently, at the position of No. 1 where three zero bits are represented at the front codeword terminal, and at the position of No. 7, where three zero bits are represented at the rear codeword terminal, patterns of three consecutive zero bits cannot be generated. Whether or not three consecutive zero bits can be generated in this way is indicated for each phase in the right-hand column.

Likewise, in the case of No. 10 to No. 18, the condition of each phase in the codewords is indicated in respect of bit sequence patterns in which there are three consecutive zero bits at a one-bit interval. In this case, \* represents any bit i.e. the bit can be either 0 or 1. That is, No. 10 illustrates the case where the position of the first 0 in the pattern where there are three consecutive zero bits at a one-bit interval is at phase 1 of the codeword and No. 11 illustrates the case where the position of the first 0 in the pattern where there are three consecutive zero bits at a one-bit interval is at phase 2 of the codeword; these are respectively shown for the nine phases. Since this codeword permits four consecutive alternate bits to be 0, in principle, it would be expected that bit sequence patterns in which three consecutive alternate bits are 0 should be allowed



to occur at any location. However, in the codeword construction, the number of alternate bits which can be consecutively 0 is restricted to not more than two bits at the codeword terminals. Thus, at the positions of No. 10 and No. 11, which represent cases where three consecutive alternate bits are 0 at the front terminal portion of the codeword, and at the positions of No. 13 and No. 14, which represent cases where three consecutive alternate bits are 0 at the rear terminal portion of the codeword, patterns in which three alternate bits are consecutively 0 cannot be generated. Whether or not three alternate bits which are 0 can be consecutively generated in this way is indicated for each phase in the right-hand column.

Likewise, at No. 19 to No. 27, the conditions of each phase in the codewords for bit sequence patterns in which there are four successive zero bits are indicated. Since only four bits can be consecutively 0, the bits at both ends will always be 1, so these are represented as '100001'. That is, No. 19 illustrates the case where the position of the first 1 in the pattern '100001' is at phase 1 of the codeword and No. 20 illustrates the case where the position of the first 1 in the pattern '100001' is at phase 2 of the codeword; these are respectively shown for the nine phases. Since in these codewords a succession of four zero bits is permitted, it would in

principle be expected that no problems would be caused by generation of bit sequence patterns of four consecutive zero bits at any location. However, in the construction of these codewords, the number of consecutive zero bits at the terminal portions of the codewords is restricted to no more than two bits. Consequently, at the position of No. 26 where three consecutive zero bits are represented at the front codeword terminal, and at the position of No. 27, where four consecutive zero bits are represented at the front codeword terminal, and at the position of No. 24, where three consecutive zero bits are represented at the rear codeword terminal, and at the position of No. 23, where four consecutive zero bits are represented at the rear codeword terminal, patterns of four consecutive zero bits cannot be generated. Whether or not four consecutive zero bits can be generated in this way is indicated for each phase in the right-hand column.

Finally, at No. 28 to No. 36, the conditions of each phase in the codewords for bit sequence patterns in which four alternate bits are successively 0 are indicated. Since only four alternate bits can be consecutively 0, the bits at both ends will always be 1, so these are represented as '1\*0\*0\*0\*1'. That is, No. 28 illustrates the case where the position of the first 1 in the pattern '1\*0\*0\*0\*1' is at phase 1 of the codeword and No. 29

illustrates the case where the position of the first 1 in the pattern '1\*0\*0\*0\*0\*1' is at phase 2 of the codeword; these are respectively shown for the nine phases. Since in these codewords a succession of four alternate zero bits is permitted, it would in principle be expected that no problems would be caused by generation of bit sequence patterns of four alternate zero bits consecutively at any location. However, in the construction of these codewords, the number of consecutive alternate zero bits at the terminal portions of the codewords is restricted to no more than two bits. Consequently, at the positions of No. 33 and No. 34 where three alternate zero bits are consecutively represented at the front codeword terminal, and at the positions of No. 35 and No. 36, where four alternate zero bits are consecutively represented at the front codeword terminal, and at the positions of No. 29 and No. 30, where three consecutive zero bits are represented at the rear codeword terminal, and at the position of No. 28 (No. 36 is common with the front codeword terminal), where four alternate zero bits are consecutively represented at the rear codeword terminal, patterns of four alternate zero bits cannot be consecutively generated. Whether or not four alternate zero bits can be consecutively generated in this way is indicated for each phase in the right-hand column.

Thus, in the case of 8/9 (0, 4/4) conversion, it can be seen that there are positions where the four patterns '000', '100001', '0\*0\*0', and '1\*0\*0\*0\*0\*1' cannot be generated.

Although hereinabove 8/9 (0, 4/4) conversion was taken as an example, the same situation arises in the case of other code conversions. Also, this is not restricted to cases where the coding factor is 8/9 but applies likewise to 16/17 conversion or 32/33 conversion or 64/65 conversion code modulation. Alternatively, code modulation can also be achieved choosing special patterns and positions where only specific phases are generated, such as to be applied to pattern synchronization detection according to the present invention. For example, regarding the No. 4 pattern and phase, only four such are present in 256 codewords, but, by changing the selection of codewords employed, this can be increased to eight.

Next, the data synchronization detection action during information recording will be described using Figure 4. An example in which data synchronization is performed using a pattern in which three alternate bits which are 0 are consecutively generated for 8/9 (0, 4/4) conversion will be described. No. 1 to No. 9 indicate respective bit sequence patterns in a modulation codeword sequence corresponding to No. 17, No. 18, and No. 10 to No. 16 of Figure 3. Just as in the case for Figure 3,

numerals 1 to 9 represent the bit widths of the codewords, and the codeword division is taken between 1 and 9. Also, \* represents any bit i.e. the bit can be either 0 or 1.

In the following sequence, the number of occurrences of the '0\*0\*0' bit sequence pattern in each modulation codeword phase during recording of information is represented by numerical values and a histogram. As shown, No. 1 to No. 9 have respective values 20, 37, 0, 0, 24, 0, 0, 25 and 20. In this case, the bit pattern '0\*0\*0' is not generated at the No. 3, No. 4, No. 6 and No. 7 positions. Since the division positions of the modulation codewords on recording are known, the positions where their values are 0 are fixed. In this condition threshold values are provided for the positions where the values are other than 0, that is for the values of No. 1, No. 2, No. 5, No. 8 and No. 9, these being determined such that data synchronization detection on reproduction can be achieved. The threshold values are values for deciding the number of occurrences of the pattern in each phase, and are found statistically: they can be set to values that may be chosen at will or can also be altered as parameters; the decision conditions may be strictly set or may be loosely set. For example, if a threshold value of 12 is set, there are only the four locations i.e. the 0 portions, where this threshold value is not exceeded, the minimum value of all the other locations being 20;

thus the threshold value is exceeded by at least 8 in all these cases, so that a sufficient margin for use is provided. However, if the threshold condition is set strictly at 21 or more, there are then a total of six locations in which the threshold value is not exceeded, namely, the four zero portions and the locations No. 1 and No. 9 where the value is 20; the margin for data synchronization detection on reproduction therefore becomes small and it is therefore not possible to use such a setting for recording. As will be described later, such a situation can be overcome by altering the scrambler. If the threshold value set is excessively strict, the number of scrambler candidates on recording will be increased; if the value set is excessively loose, performance on data synchronization detection during reproduction will be adversely affected; it should therefore be variable in an appropriate range of values.

The threshold value that is set depends on the number of allowed errors on reproduction; as a practical value, about 5 to 10 is satisfactory. There is a risk of data synchronization detection becoming impossible when errors occur, either such that the number of detections at the position where the error occurs is decreased due to the occurrence of an error at the position where this bit sequence pattern is present, or such that occurrence of an error makes the bit sequence pattern appear at a

position where this bit sequence pattern was not generated. This may happen either when 5 to 10 such errors are generated concentrated in at least a single phase or when the total of the number of errors generated in positions where this bit sequence pattern was present and the number of errors generated in positions where this bit pattern was not present is 5 to 10. Considering the average case, this means that a few tens of errors are generated in respect of this bit sequence pattern; also, considering that errors are also generated that have no connection with the input sequence pattern (i.e. are not connected with errors involving either generation or loss of the bit sequence pattern '0\*0\*0'), a number of errors greater than this will be generated. The excellence of the data synchronization detection performance obtained with the present invention can thereby be appreciated.

The values in the right-hand column of Figure 4 are obtained by arithmetical processing of total values of the bit sequence pattern on recording; in this way, determination of the threshold value is simplified, and better performance is ensured. Specifically, in the method of determination which is illustrated, the values are generated by adding up the number of occurrences of the bit sequence pattern at four phases, the locations which are zero being counted at a single location, so

that the minimum values other than zero are at or above the threshold value. This will now be described in detail. Since the values of No. 3, No. 4, No. 6, and No. 7 shown in Figure 4 are zero, their sum is also zero and this is entered in the position of No. 5. Next, the sum of the values of No. 4, No. 5, No. 7 and No. 8 is 49, and this is entered at the position of No. 6. As a result of performing this processing nine times, the respective values 82, 40, 81, 61, 0, 49, 69, 40 and 82 are entered at No. 1 to No. 9. The No. 5 position is always zero, so the minimum values other than this may be compared with the threshold value. In fact, it is sufficient to compare the threshold value and the values of the positions other than No. 5.

Let us now consider the situation when 40 is obtained for the minimum value at the positions other than No. 5. This may be understood as expressing the fact that the range of setting the threshold value can be made wider than in the case described above. Also, cases where the result of the determination is that [the medium] is no longer usable (number of times that scrambler selection is repeated on data recording, taking into account ease of data synchronization detection on reproduction) also decrease.

In this way, a method of determination whereby performance can be further improved may be applied by





09930215-081601

detection. Since this is reproduction, the correct modulation codeword divisions cannot be ascertained until data synchronization detection can be achieved. That is, only the bit width phase corresponding to the modulation codewords when an identified reproduced data bit sequence is input is displayed. The numerals 1 to 9 indicating the bit width of the modulation codewords are listed; the interval between 1 and 9 constitutes the partition of the modulation codewords during input.

The next column indicates the number of occurrences of '0\*0\*0' bit sequence patterns and the phase of each modulation codeword on reproduction of information, as the value thereof and a histogram. This shows that No. 1 to No. 9 respectively have values: 16, 11, 11, 28, 9, 9, 15, 9 and 9. Data synchronization detection may be performed by analyzing this histogram and specifying the phase of the modulation codeword. However, in this example, data synchronization detection is difficult to perform using a threshold value. That is, if 9 is chosen as the threshold value, the locations that do not exceed 9 are: No. 5, No. 6, No. 8 and No. 9, and the position No. 7 can be identified as being the middle bit of the codeword. Likewise, if 10 is chosen as the threshold value, the locations that do not exceed 10 are No. 5, No. 6, No. 8 and No. 9, and the position of No. 7 can be identified as being the middle bit of the codeword.

However, if 11 is selected as the threshold value, the locations that do not exceed 11 are No. 2, No. 3, No. 5, No. 6, No. 8 and No. 9, and the partition of the codeword cannot be identified. Likewise, if 8 is chosen as the threshold value, there are no locations that do not exceed 8, so the partition of the codeword cannot be identified.

Accordingly, in the following example, the sum of the values at four locations is taken, in the same way as when recording. The sum of No. 1, No. 2, No. 4, and No. 5 is 64, and this is entered at the location of No. 3. The sum of No. 2, No. 3, No. 5, and No. 6 is 40, and this is entered at No. 4. Repeating this process 9 times, for No. 1 to No. 9, the respective values 40, 64, 64, 40, 63, 61, 36, 49 and 51 are obtained. The minimum of these is No. 7, which is 36; the modulation codeword partition can therefore be specified using this. In the case of Figure 4, the minimum value corresponds to the middle bit of the 9-bit modulation codeword; if the same procedure is adopted in this case, No. 7 becomes the middle bit of the modulation codeword; thus the partition of the modulation codeword should be between 4 and 5 of the bit width phase corresponding to the length of the modulation codeword when inputting the initial bit sequence. In this connection a minimum value is sought: the requirements for this are that it should be a single smallest value,

the difference between this and the next smallest value being at least 1.

As an example of the case of such reproduction, let us assume that recording was performed in accordance with Figure 4 and that, on reproduction, nine errors occur in the pattern relating to all of the phases, these being such as to adversely affect the detection condition (i.e. such that [the condition] is generated where it ought not to be generated and is lost where it ought to appear). That is, this is a situation in which 45 errors have been generated. It is found that even in these circumstances, it is possible to correctly detect the partition position of the modulation codewords and to obtain good detection performance.

In this way, even on reproduction, it is possible to apply a method of identification whereby performance can be further improved, by first of all finding the values of the number of occurrences of the bit sequence pattern in the respective phases and then performing calculation utilizing these. Various applications other than the method described up to this point are therefore possible. For example, a method is also possible in which the sum of the bit sequence patterns of No. 1, No. 2, No. 5, No. 8, and No. 9 present at the locations are found by the same kind of combination for the nine phases and the partitions of the modulation codewords detected by the

maximum value thereof. Furthermore, a method is also possible in which the difference of the sum of No. 1, No. 2, No. 5, No. 8 and No. 9 and the sum of No. 3, No. 4, No. 6, and No. 7 is found for the nine phases by the same combination, and the partitions of the modulated codewords are detected from the locations where the difference is an maximum.

Furthermore, although, in Figure 4 and Figure 5, the description of an 8/9 (0, 4/4) conversion was given using the pattern '0\*0\*0' (where \* indicates an arbitrary bit i.e. 0 or 1) in which three alternate zero bits are consecutive, as shown in Figure 3, apart from this, three other types of bit sequence pattern can also be employed for 8/9 (0, 4/4) conversion and it would also be possible to employ respective bit sequence patterns; alternatively, a plurality of patterns could be used in combination. Of course, if the bit sequence patterns employed are increased, the scale of the calculation circuitry increases, but it is also possible to improve detection performance.

Next, a data position detection method will be described using Figure 6. The row at the top indicates the output of an ML (maximum priority decoding means) which is the output of data identification. Since at this point the partition position of the modulation codeword is not known, the partition of PLO\_SYNC 91 and DATA 93

and the partition of the modulation codeword do not coincide. Of course, in fact, the partition of PLO\_SYNC 91 and DATA 93 is also in an unknown condition. This ML output is subjected to phase detection for data synchronization detection to detect the partition of the modulation codeword. When this is done, the partition position of the modulation codeword is ascertained, and also coincides with the partition of PLO\_SYNC 91 and DATA 93. The assumed data sequence that is output from the bit shift circuit in such a condition is the bit shift output. In fact, after data position detection has been performed, only the data section is output from the bit shift circuit, so, at this point, it may be assumed that output is obtained from PLO\_SYNC 91 up to GAP 95.

In order to perform data position detection, the PLO\_SYNC 91 pattern (known pattern employed when writing) and the bit sequence pattern of the bit shift output, and pattern of GAP 95 (known pattern employed when writing) and the bit sequence pattern of the bit shift output are respectively subjected to pattern comparison. This case is an example in which comparison is effected of amounts corresponding respectively to three codewords. Seven phases where data position detection is performed are illustrated; the way in which this is done is illustrated at No. 1 to No. 7. The positions where pattern comparison is effected are positions remote from DATA 93 and ECC 94.

The number of bits that coincide in the respective pattern comparisons is indicated in the right-hand border. These numbers are respectively 47, 49, 51, 54, 49, 47 and 46 for No. 1 to No. 7. Data position detection is performed using the maximum position of the number of bits that coincide obtained by these pattern comparison results. In this case, this is therefore position No. 4.

In the example of the format of Figure 18, in order to facilitate understanding, the pattern of GAP 95 is taken as being the same pattern as PLO\_SYNC 91, but, so long as the bit sequence pattern that is written is known, it could be any pattern.

Also, although the method could be adopted of comparing each bit in regard to the ML output, if this is done, due to the condition of the DATA bit sequence pattern, identification is difficult to achieve even in the vicinity of the correct position. Accordingly, detection accuracy can be ensured by employing the position detection output for data synchronization detection.

In this case, in conformity with the embodiment described above, in the example of a 9-bit codeword, in the identified data that is stored in memory, it is assumed that sufficient amounts (a plurality of codewords) are stored in regard to the PLO\_SYNC 91 and GAP 95 portions; data position detection for data





case, this will be assumed to be the GAP pattern, which is of PLO\_SYNC pattern form, indicated in Figure 18. The number of coinciding bits for the portion outside DATA which has been subjected to pattern comparison and the portion inside this are found, and the difference of these is found. Detection accuracy can be increased compared with the case of the example illustrated in Figure 6 previously, by data position detection using the position at which this difference is a maximum. In this example, data position detection was achieved at the position of No. 3, where the difference is 12.

That is, this is because the difference of the result of the determination of the solid line portion of Figure 7 in which a comparison of the number of coincident bits is performed between the known PLO\_SYNC 91 and GAP 95 at the interval of the length of DATA 93 and ECC 94 and the result of the determination of the broken line portion, in which a comparison of the number of coincident bits between the known PLO\_SYNC 91 and GAP 95 is likewise performed immediately on the inside thereof is a maximum when the comparison position of the outside, solid line portion coincides with the boundary portion of PLO\_SYNC 91 and DATA 93 i.e. at the point where the true data position has been detected.

Figure 8 shows yet another method of data position detection. In this case, detection is performed using all

of the portions outside the DATA 93 and ECC 94 portions for data position detection. In this case, caution is required, since detection performance is lowered if, as the reproduction waveform in the identified data of GAP 95 stored in memory, identified data of a discontinuous portion (reproduction waveform of a write portion which is actually discontinuous) are stored. In this case, detection performance can be raised by employing the usable portion of the PLO\_SYNC pattern and GAP pattern to the maximum limit. In this example, since the value of a maximum value of 108 is indicated at position No. 6, data position detection is performed at this position.

Also, in the same way as in Figure 7, pattern comparison can be performed also for the DATA 93 and ECC 94 portions which are immediately on the inside of the PLO\_SYNC pattern and GAP pattern. This case also is a situation in which the bit sequence pattern of the bit shift output of the portion corresponding to DATA 93 and the PLO\_SYNC pattern are compared, and the bit sequence pattern of the bit shift output of the portion corresponding to ECC 94 and the GAP pattern are compared. The difference between the comparison result of the PLO\_SYNC pattern and the GAP pattern and the comparison results in respect of the DATA 93 and ECC 94 portions may then be found, and the location at which this is a maximum used for data position detection.

Figure 9 shows yet another data position detection method. In this case, PLO\_SYNC 96 is provided at some position in DATA 93 as a data position detection pattern for data position detection, and data position detection is performed by data comparison of three locations. In order to facilitate understanding, the data position detection pattern is assumed to be the same pattern as in the case of PLO\_SYNC 91, but, so long as the written bit sequence pattern is known, any type of pattern could be employed. This may be a pattern such as is not generated in code modulation. In this example, the value of maximum value 54 is indicated at position No. 4, so data position detection is performed at this position. Further improvements may be made in this case, using the same concepts as in Figure 7.

Figure 10 shows a data position detection method in the case where TA occurs in front of the sector, in the case of the construction of Figure 9. Although TA has been referred to here, apart from TA, this could be any signal lowering the detection quality of the reproduction waveform, or could be the quality of the decision information when effecting data identification. The fact that TA has occurred in front of the sector is identified by means of the TA detection signal; its position is within the range of pattern comparison with the PLO\_SYNC pattern for data position detection, so data position

detection is performed by pattern comparison of the PLO\_SYNC 96 portion in DATA 93 and pattern comparison of GAP 95, instead of performing pattern comparison with the PLO\_SYNC pattern in the header (shown by the broken line in the Figure). That is, in order to perform data position detection, pattern comparison is effected at two locations of the three pattern comparison locations. In this example, a value of the maximum value of 36 is indicated at position No. 4, so data position detection is performed at this position. In this case also, further improvements may be added, using the same concept as Figure 7.

Also, in regard to the examples of Figure 6 to Figure 8 described above, if lowering of quality of the reproduction waveform, due for example to TA, is observed at either of the two locations, data position detection may be performed at either remaining location.

Specifically, this is because, since the length of DATA 93 and ECC 94 when writing is known, the end position can be deduced from the position of the header side, which has been established (result of comparison of the PLO\_SYNC pattern); contrariwise, the header can be also be deduced from the end position (result of comparison of the GAP pattern).

Furthermore, in regard to the point where TA has occurred, it may be expected that data identification

results will be produced departing from the recorded data. Consequently, data phase detection performance can be ensured by arranging that such portions are not employed as identified data for data phase detection in data synchronization detection.

Figure 11 is a view given in explanation of the construction of data synchronization detection means 3 according to the present invention. In general terms, data synchronization detection means 3 comprises data phase detection means 30 that generates a data phase detection output 12 and data position detection means 40 that generates data position detection output 13. Serial/parallel conversion output 15 is input to data synchronization detection means 3. Serial/parallel conversion output 15 is of 9 bit width; the LSB side signal is successively input from the MSB side to flip-flop 41 to flip-flop 49. It is also input to pattern comparison circuits 31 to 34 and PLO\_SYNC comparison and coincident bit count circuits 50 to 53.

In data phase detection means 30, first all pattern comparison circuits 31 to 34 compare the SP conversion output data with the pattern '0\*0\*0' in order for example to perform the operation of Figure 5. Pattern comparison circuits 31 to 34 are of the same circuit layout, with their input connection ends being connected as shown in the drawing so as to effect a shift of one bit in each

case. The outputs of pattern comparison circuits 31 to 34 are input to count circuits 35 to 38. Thus, when a bit sequence pattern is generated, count circuits 35 to 38 sum the number of such occurrences. The outputs of count circuits 35 to 38 are input to phase determination circuit 39 which determines the data phase by performing calculation for determination of the data phase, and outputs the determination result as data phase detection output 12.

In data position detection means 40, first of all comparison with the PLO\_SYNC pattern is effected by PLO\_SYNC comparison and coincident bit number count circuits 50 to 53. The number of coincident bits is thus counted and its value is output. PLO\_SYNC comparison and coincident bit number count circuits 50 to 53 are of the same circuit layout, with their input connection ends being connected as shown in the drawing so as to effect a shift of one bit in each case. The outputs of PLO\_SYNC comparison and coincident bit number count circuits 50 to 53 are input to selector circuit 62 and delay means 54 to 61. The outputs of delay means 54 to 61, delayed by a prescribed value, are input to select circuits 63 to 64. One phase of PLO\_SYNC comparison and coincident bit number count circuits 50 to 53, delay means 54, 56, 58 and 64 or delay means 55, 57, 59, 61 is selected and its output is input to switch 65. The output of switch 65 is

calculated by data position determination circuits 66,  
and output as data position detection output 13.

Since in this case it was assumed that the GAP  
pattern is the same pattern as the PLO\_SYNC pattern  
(shown by way of example in Figure 18), the delay means  
54 to 61 are used to associate the output of the PLO\_SYNC  
comparison and coincident bit number count circuits 50 to  
53 with the respective pattern positions, this output  
being shared. Also, in order to produce the action shown  
in Figure 10, switch 65 is controlled by control signal  
68, such as to make available for use only the portion  
which is effective for identification. Control signal 68  
is generated by control circuit 67 using the data quality  
signal 69. Apart from this, control signal 68 is input to  
data phase detection means 30 and/or delay means 54 to 61  
and/or data position identification circuit 66 to perform  
required operations.

Figure 13 is a view given in explanation of the  
construction of a bit shift circuit 4 according to the  
present invention. Memory output 17 is input to bit shift  
circuit 4. Memory output 17 is input to the LSB bit side  
of flip-flop 85 and parallel shifter 86. The output 87 of  
flip-flop 85 is input to the MSB bit side of parallel  
shifter 86. Parallel shifter 86 outputs bit-shifted  
output 18 obtained by shifting the input data by a  
prescribed value such that output corresponding to the

position of the modulation codeword partition can be achieved by data phase detection output 12.

The construction of a further data synchronization detection device will now be described using Figure 2. In this construction, reduction of the size of the circuitry is achieved by serial bit input to data synchronization detection means 10. Input data 11 is input to data identification means 1. Data identification means 1 performs data identification of the input data 11 and inputs the data identification output to serial/parallel conversion means 5 and data synchronization detection means 10. Serial/parallel conversion means 5 outputs the data identification output with a bit width conforming to the code modulation bit width, and inputs this to memory 2. In memory 2 there are successively held identified data corresponding to the reproduced PLO\_SYNC 91, DATA 93, ECC 94, and GAP 95. Data synchronization detection means 10 detects the number of occurrences of a specified bit sequence pattern in each phase, and, from this result, detects code-modulated codeword partitions of the reproduced data, and outputs the result as data phase detection output 12. Also, it finds the correlation between the PLO\_SYNC pattern at the front part of the identified data and the GAP pattern at the rear part of the identified data, and thereby detects the codeword position that best coincides with these patterns, and



090315 081601  
101610 5120660

outputs this as data position detection output 13. The data position detection output 13 is input to memory 2 and identified data stored in memory 2 is output from the position corresponding to the data start position and input to bit shift circuit 4. Bit shift circuit 4 outputs the identified data in code word units after performing bit shifting in accordance with the data phase detection output 12 such that this coincides with the codeword partitions; these are then input to code demodulation means 6. Code demodulation means 6 performs code demodulation corresponding to the code modulation that was performed on information recording, and outputs the result as output data 14.

Figure 12 is a view given in explanation of the construction of further data synchronization detection means 10. In general terms, data synchronization detection means 10 comprises data phase detection means 70 that generates a data phase detection output 12 and data position detection means 70A that generates data position detection output 13. Data identification output 16 is input to data synchronization detection means 10. Data identification output 16 is successively input to shift registers 76 to 84. The outputs of shift registers 76 to 84 are input to pattern comparison circuits 31 and PLO\_SYNC comparison and coincident bit count circuit 50.

In data phase detection means 70, first of all, pattern comparison circuit 31 effects comparison with the pattern '0\*0\*0' in order for example to implement the action of Figure 5. Since, in pattern comparison circuit 31, the data identification output 16 appears shifted by one bit at a time with each bit clock, bit sequence comparison in each phase can be effected by a single circuit. However, operation has to be performed at each bit clock. The output of pattern comparison circuit 31 is selected and input to count circuits 35 to 38 by demultiplexer 71. When bit sequence patterns are generated, count circuits 35 to 38 count the number of occurrences. The outputs of count circuits 35 to 38 are input to phase identification circuit 39, where calculation is performed for data phase identification; data phase identification is thereby carried out and the identification results are output as data phase identification output 12.

In data position detection means 70A, first of all, PLO\_SYNC comparison and coincident bit count circuit 50 performs comparison with the PLO\_SYNC pattern. The number of coincident bits is thus counted and its value is output. The output of PLO\_SYNC comparison and coincident bit count circuit 50 is input to selection circuit 73, delay means 54 and delay means 55. Delay means 54 and delay means 55 deliver the output of PLO\_SYNC comparison

and coincident bit count circuit 50, delayed by prescribed values, to selection circuit 74 and selection circuit 75. Selection circuits 73 to 75 select one phase in accordance with the data phase detection output 12, and input the output thereof to switch 65. The output of switch 65 is subjected to calculation processing by data position identification circuit 66, to detect the data position and is then output as data position detection output 13.

Since in this case it was assumed that the GAP pattern is the same pattern as the PLO\_SYNC pattern (shown by way of example in Figure 18), delay means 54 and delay means 55 are used to associate the output of the PLO\_SYNC comparison and coincident bit number count circuit 50 with the respective pattern positions, this output being shared. Also, in order to produce the action shown in Figure 10, switch 65 is controlled by control signal 68, such as to make available for use only the portion which is effective for identification. Control signal 68 is generated by control circuit 67 using the data quality signal 69. Apart from this, control signal 68 is input to data phase detection means 70 and/or delay means 54, delay means 55 and/or data position identification circuit 66 to perform required operations.

The layout of Figure 12 performs a completely equivalent action to that of Figure 11. Although the

front stage must operate with the bit clock period, the size of the circuit can be reduced.

Figure 14 is a view given in explanation of the sequence during information recording according to the present invention. The write data constituting the information that is recorded are the PLO\_SYNC, DATA, ECC and GAP; these are delivered from the magnetic disc control circuit. The gate signal WG for writing is respectively associated with these. Also, scrambling is applied to the DATA and ECC information by a scrambler signal for scrambling the data. As a result, the PLO\_SYNC, scrambled DATA, scrambled ECC, and GAP are recorded on the recording medium. Although in this case the data of the GAP section is not scrambled, if the pattern that is written is known, scrambling could be applied.

Figure 15 is a view given in explanation of the sequence on information reproduction according to the present invention. The PLO\_SYNC, DATA, ECC and GAP recorded on the information recording medium are reproduced in correspondence with the gate signal RG for reading. Signals corresponding to PLO\_SYNC, DATA, ECC, and GAP appear in the Pre\_AMP output, which is the reproduction output of the reproduction head. Signal processing is performed on this output using a filter or equalizer, and data identification is effected by the data identification means. The output of this is the ML

output, and this has some delay from the Pre\_AMP to allow for data identification. Data synchronization by the data synchronization detection means is performed concurrently with storage of the ML output in memory. A delay of the order of about one sector is generated for data synchronization detection. When data synchronization detection is performed reproduced data is output from memory. What is output from memory is DATA and the ECC. Code demodulation and descrambling are performed on the memory output so that NRZ data is output. The NRZ data is subjected to ECC error correction processing to obtain DATA which is output as reproduced data. Delay in the amount of about one to two sectors is then generated due to this ECC error correction processing.

Figure 19 is a view given in explanation of the circuit diagram of a magnetic disc device. The circuitry of the data system comprises, in general terms, an HDA (Head\_Disc\_Assembly) section 301, signal processing section 220, and HDC (Hard\_Disc\_Controller) 214 section.

First of all, the operation of recording information will be described.

When information is recorded, the information to be recorded is transferred from a supervisory device 202 and enters HDC 214. HDC 214 then inputs this through Host\_I/F 302, and Host\_FIFO 303, to Buffer\_Manager 31 and

scrambler check circuits 306 to 307 for scrambler identification for data synchronization detection.

The number of scrambler check circuits depends on the number of scramblers that are provided as candidate scramblers. An example in which four are employed will be described. As the scramblers which are provided, for example four scramblers are provided, such as two scramblers of different generation polynomial from the original values of the scrambler in order to prevent the situation of data synchronization with data after scrambling becoming impossible and, in addition, two scramblers with different scrambler initial values, in order to arrange for a large Hamming distance from the PLO\_SYNC pattern when encoding by scrambling the initial data, in order to ensure that data position detection is performed accurately. In order to perform data position detection accurately, it is also possible to forcibly write a pattern having a large Hamming distance from the PLO\_SYNC pattern immediately in front of the initial data; if this is done, the number of scramblers that need to be prepared can be reduced.

The results of the scrambler check circuits 306 to 307 are input to the scrambler identification circuit 308, where the scrambler to be applied is selected, and this information is transferred to Buffer\_Manager 311. Buffer\_Manager 311 holds in a data buffer 215 the

information that is sent thereto from the supervisory device 202 and the scrambler information selected for this information. If information recording to magnetic disc 211 has been enabled, the information that is sent thereto from supervisory device 202 and the scrambler information selected for this information are transferred from data buffer 215 to signal processing section 220 through Buffer\_Manager 311, Disk\_FIFO 314, and switch 316. During this process, syndrome generation and CRC generation for error correction by syndrome and CRC generating circuit 317 are performed, and the information is appended through switch 316.

Signal processing section 220 uses scrambler selection circuit 326 to select the scrambler in accordance with the scrambler information in the transferred information, and uses scrambler circuit 327 to perform scrambling. After this, data encoding etc are performed, and the data are transferred to HDA section 301, for the information to be recorded on magnetic disc 211.

The processing during the data recording according to the embodiment described above is shown by way of example in the flow chart of Figure 23.

Next, the operation of reproducing the information will be described.

When reproducing information, if there is a request for information reproduction from a supervisory device 202, and reproduction of information from magnetic disc 211 has been enabled, after passing from magnetic disc 211 and through reproduction magnetic head 212-2, Channel 331 that performs waveform equalization etc, and data identification means 1, data identification is performed. The identified data is input to memory 2 and data synchronization detection means 3, where data synchronization is performed, and the synchronized data is output from bit shift circuit 4 and, after being subjected to code demodulation by code demodulation means 6, the data is transferred to HDC 214.

HDC 214 inputs the transferred data to memory 321 and descramblers 319 to 320. These descramblers correspond to the scrambler check circuits 306 to 307 when recording, and are of the same number. Syndrome calculation for error correction is performed by syndrome calculating circuits 323 to 324 in accordance with the data descrambled by descramblers 319 to 320.

The syndrome calculation circuits also match the number of descramblers. Using the outputs of syndrome calculation circuits 323 to 324 which perform syndrome calculation, a descrambler is decided upon by using the descrambler determination circuit 325 to determine the respective number of errors and thus to decide which of



these has the smallest number of errors. If there is nothing that is capable of error correction, an error that is incapable of correction by any means is deemed to have occurred and the fact that an uncorrectable error has occurred is reported through WCS 313 etc that controls the recording and reproduction operation, so that the necessary action, such as retrying, can be performed. Errors of a range that is capable of correction will now be described.

Descrambler circuit 322 selects a descrambler in accordance with the descrambler information determined by descrambler determination circuit 325 and descrambles the data from memory 321. Using the descrambled data and error information from descrambler determination circuit 325, error correction circuit 318 corrects data errors and, passing the data through Disk\_FIFO 314 and Buffer\_Manager 311, temporarily stores the data in data buffer 215.

If data transfer to the supervisory device 202 has been enabled, data transfer to supervisory device 202 is effected from data buffer 215 through Buffer\_Manager 311, Host\_FIFO 303, and Host\_I/F 302.

An example of data reproduction processing in accordance with the embodiment described above is illustrated in the flow chart of Figure 24.

Figure 20 is a diagram illustrating an example of the circuit layout in a magnetic disc device according to a modified example. In the example of Figure 19, the construction was such that a descrambler was selected for which the number of errors was a minimum, by error correction syndrome calculation. In the construction of the modified example of this Figure 20, the advantage is obtained that error correction during reproduction can be performed independently of a descrambler by generating error correction syndromes for scrambled data. In general terms, the data system circuitry comprises an HDA section 301, signal processing section 220, and a HDC (Hard\_Disk\_Controller) 214 section.

The operation of recording information will now be described.

When information is to be recorded, information to be recorded is transferred from supervisory device 202 and enters HDC 214. In HDC 214, input is performed through Host\_I/F 302, Host\_FIFO 303 to Buffer\_Manager 311 and scrambler check circuits 306 to 307 for deciding on a scrambler for data synchronization detection.

The scrambler check circuits are as described above, in accordance with the number of scramblers prepared as candidate scramblers.

The results of the scrambler check circuits 306 to 307 are input to scrambler determination circuit 308 when

Signal processing section 220 performs data encoding etc. before transferring the data to HDA section 301, where the information is recorded on magnetic disc 211.

Next, the operation of information reproduction will be described.



00030315 081601

circuit so that a CRC calculation result without error is selected for descrambling. These scramblers correspond to the scrambler check circuits 306 to 307 on recording and are the same in number as in the previous example. If errors cannot be eliminated by the CRC calculation, an error that is incapable of correction by any means is deemed to have occurred and this is reported through WCS 313 etc that controls the recording and reproduction operation, so that the necessary action, such as retrying, can be performed. Errors of a range that is capable of correction will now be described.

The descrambler information that has been found is held in data buffer 215 together with the data, after passing through Buffer\_Manager 311.

If data transfer to a supervisory device 202 is enabled, data and descrambler information are read from data buffer 215 through Buffer\_Manager 311, as a result of which descrambler selection circuit 309 selects a descrambler of descrambler circuit 310 and executes descrambling; data transfer to supervisory device 202 is then performed through Host\_FIFO 303 and Host\_I/F 302.

Figure 21 is a diagram illustrating the circuit layout in a magnetic disc device according to yet to a further modified example according to this embodiment.

In the example of Figure 20, a construction was adopted in which reliable data error correction was

achieved by error correction syndrome calculation being performed on the scrambled data. In addition, in this case, the construction is such that error correction and descrambling can be more reliably performed by, in the event of data recording, recording together with the scrambler information on a magnetic disc 211 constituting the information recording medium and, in the event of data reproduction, also reproducing the scrambler information together with the data. The circuitry of the data system comprises, in general terms, an HDA section 301, signal processing section 220, and HDC (Hard\_Disc\_Controller) 214 section.

First of all, the action on information recording will be described.

The circuit construction and action on information recording are the same as in the case of Figure 20.

However, when selection of the scrambler of scrambler circuit 327 is performed by scrambler selection circuit 326 in accordance with the scrambler information, all of the scrambler information without exception is transferred to the signal processing section 220.

Furthermore, signal processing section 220 transfers the scrambler information to HDA section 301 together with the data and records it on magnetic disc 211.

Next, the action on information reproduction will be described.

When reproducing information, if there is a request for information reproduction from a supervisory device 202, and reproduction of information from magnetic disc 211 has been enabled, after passing from magnetic disc 211 and through reproduction magnetic head 212-2, Channel 331 that performs waveform equalization etc, and data identification means 1, data identification is performed. The identified data includes the previously recorded scrambler information. The identified data is input to memory 2 and data synchronization detection means 3, where data synchronization is performed, and the synchronized data is output from bit shift circuit 4 and, after being subjected to code demodulation by code demodulation means 6, the data is transferred to HDC 214.

HDC 214 inputs the transferred data to Disk\_FIFO 314, syndrome calculation circuit 337 and descramblers 319 to 320. The data that has been input to Disk\_FIFO 314 passes through Buffer\_Manager 311 and is temporarily held in data buffer 215. The data that is temporarily held in data buffer 215 also includes scrambler information. Syndrome calculation circuit 337 performs syndrome calculation and error correction calculation based on this, and, if errors are present, corrects the data in data buffer 215, through Buffer\_Manager 311.

Descrambler(1) 319 to Descrambler(n) 320 descramble the reproduced data. The result of this is input to CRC

check circuits 335 to 336 and the corrected CRC calculation result is found from the CRC calculation and the error information found by syndrome calculation circuit 337. This result is input to error correction decision circuit 339, which decides whether the error correction processing was correct or not. If an error is present, the fact that an uncorrectable error has occurred is reported through WCS 313 etc that controls the recording and reproduction operation, so that the necessary action, such as retrying, can be performed. The processing in descramblers 319 to 320, CRC check circuits 335 to 336, and error correction decision circuit 339 is arranged and operates in this way, in order to effect immediate detection of the presence of errors in the reproduced information. If there is sufficient margin in terms of time and circuitry for such processing, it is also possible to identify the presence of mis-correction in the error correction by using the reproduced scrambler information to perform descrambling on the error-corrected data, before performing CRC calculation processing.

If data transfer to the supervisory device 202 has been enabled, data and descrambler information are read through Buffer Manager 311 from data buffer 215, and a descrambler of descrambler circuit 310 is selected by descrambler selection circuit 309, and descrambling is



performed; data transfer is then effected to supervisory device 202 through Host\_FIFO 303 and Host\_I/F 302.

Figure 16 is a view given in explanation of a time chart and format when writing scrambler information of the example of Figure 21 to magnetic disc 211.

The Write\_Data constituting the information that is recorded comprises PLO\_SYNC 91, scrambler information SCR 97, DATA 93, ECC 94 and GAP 95; these are sent from the magnetic disc control circuit. The gate signal WG for writing is associated with these. Also, scrambling is applied to the DATA and ECC information by means of the scrambler signal in order to scramble the data. As a result, the PLO\_SYNC 91, SCR 97, scrambled DATA 93, scrambled ECC 94 and GAP 95 are recorded on the recording medium. In this case, no scrambling was applied to the data of the GAP section, but, if the written pattern is known, scrambling could be applied.

Figure 17 is a view illustrating a time chart and format in the case of reproduction of scrambler information of the example of Figure 21 from a magnetic disc.

The PLO\_SYNC 91, SCR 97, DATA 93, ECC 94 and GAP 95 that are recorded on the information recording medium are reproduced in correspondence with a gate signal RG for purposes of reading. Signals corresponding to PLO\_SYNC 91, SCR 97, DATA 93, ECC 94 and GAP 95 appear in the Pre\_AMP

0930215 081501  
T05T80 5120660

output, which is the reproduction output of the reproduction head. Signal processing is performed on this output using a filter or equalizer, and data identification is effected by the data identification means. The output of this is the ML output, and this has some delay from the Pre\_AMP output to allow for data identification. Data synchronization by the data synchronization detection means 3 is performed concurrently with storage of the ML output in memory (1)2. A delay of the order of about one sector is generated for data synchronization detection. When data synchronization detection is performed reproduced data is output from memory 1(2). What is output from memory 1(2) is SCR 97, DATA 93 and ECC 94. Code demodulation and descrambling are performed on the memory output so that NRZ data is output. The NRZ data is subjected to ECC error correction processing to obtain SCR 97 and DATA 93 which are output as reproduced data. Delay in the amount of about one to two sectors is then generated due to this ECC error correction processing.

It should be noted that, although, in an example where a scrambler is employed, PLO\_SYNC 91 and DATA 93 are not directly adjacent, since SCR 97 is the scrambler of the data, it can be considered as part of DATA 93. This can therefore be regarded as an example where

PLO\_SYNC 91 and DATA 93 are adjacent, in the same way as the example described in Figure 18.

Figure 22 illustrates an example of a magnetic disc device employing a data synchronization detection technique in accordance with this embodiment. Magnetic disc device 201 comprises magnetic disc 211, magnetic head 212, R/W AMP 213, HDC 214, microcomputer 223, data buffer 215, servo processing circuit 216, mechanical system driver 217, VCM 218, motor 219 and signal processing section 220. Signal processing section 220 includes signal processing means of construction as described above or signal processing means of another construction according to the present invention, or data synchronization detection means of the construction described above or data synchronization detection means 221 of another construction according to the present invention. HDC 214 comprises an HDC of the construction described above, or an HDC of another construction according to the present invention.

Magnetic disc device 201 of this construction can be implemented by a magnetic disc device in which there are few data synchronization detection errors. Also, magnetic disc device 201 of this construction makes it possible to implement a magnetic disc device in which the format efficiency of the magnetic disc 211 which is the



description of a data synchronization signal detection technique according to the present invention, this could alternatively be employed also in signal processing circuits for information processing, integrated circuits, magneto-optic disc devices, optical disk devices and floppy disk devices.

The present invention can be used in combination with a format for writing a data synchronization signal on a recording medium according to the conventional method. Also, information recorded in the format produced by the conventional method can be reproduced by the method of the present invention.

Although in the description relating to the present invention up to this point, the case was described in which data synchronization detection was arranged to be performed using the data information of a single sector, if data synchronization detection is possible using data collected at an intermediate point of a sector, identification could be performed at that time-point.

Although the description relating to the present invention up to this point was given for the case of 8/9 code modulation, other code conversions are also possible and it could also be applied to coding rates of 16/17, 32/34, or 64/65 etc.

Apart from the practical examples described above, the present invention could also be applied to a so-

